We describe an optically assisted folding-f lash analog-to-digital converter. The periodic transfer function of the Mach -Zehnder interferometer is used to perform analog folding on the electronic signal to be quantized. A novel analog encoding scheme for efficient generation of gray code digital data is proposed. The new encoding scheme eliminates the requirement for interferometers with ultralow V p , which, so far, has hindered the development of such systems. The encoding concept is experimentally demonstrated through the use of LiNbO 3 modulators. © 1995 Optical Society of America
The development of high-resolution, high-samplingrate analog-to-digital converters (ADC's) is imperative because of the growing number of applications that use high-speed digital signal processing, such as wireless communication, radar, and electronic warfare. The trend in modern communication systems is to use direct receivers, thereby reducing the number of downconversion steps. These systems require analogto-digital (A͞D) conversion at rf frequencies. An example is the electronic warfare system in which an incoming radar signal is digitized at rf frequencies and stored in a high-speed digital rf memory. When these digital data are then converted back to analog form and transmitted to the originator, their signal processing algorithms can be confused. Such applications place stringent requirements on the bandwidth of ADC's, which, in many cases, is beyond the reach of electronic circuits.
In this Letter we propose an ADC that uses optical folding and analog encoding to perform electronic A͞D conversion at ultrahigh frequencies. The converter is based on Mach -Zehnder (MZ) interferometers and can be fully integrated on a wafer. The encoding technique eliminates the requirement for ultralow V p , which, so far, has hindered the development of such systems. To illustrate the proposed architecture, operation of a 4-bit ADC is described.
The use of a MZ interferometer for A͞D conversion was first suggested by Taylor, 1 who recognized the connection between the electro-optical transfer function of the device and the gray-code digital data. This concept is shown in Fig. 1 . The analog electronic signal is simultaneously applied to an array of interferometers conf igured in parallel. The sinusoidal transfer function of the MZ interferometer is used to fold the analog input signal symmetrically. Each MZ interferometer has an active length that is twice that of its nearest more significant bit and hence has twice the folding frequency. The resulting optical waveform is a gray-code representation of the analog input. Digital electronic data are generated with high-speed photodetectors and comparators. This scheme has many highly attractive features, including (i) possibility of A͞D conversion at millimeter-wave frequencies, (ii) direct encoding, (iii) ultrafast low-jitter sampling, and (iv) isolation of the input and sampling signals.
Based on this concept, a number of prototype electrooptic ADC's have been demonstrated. 2 -4 Although the ADC concept shown in Fig. 1 is simple, it has a major drawback that makes it impractical. In a MZ interferometer the output intensity I o varies with analog voltage V a as
where I i is the input intensity and V p is the half-wave voltage. To generate the least significant bit (LSB) in an N-bit quantizer, the V p of the modulator must scale as
where V fs is the full-scale input analog signal. The required geometrical scaling of V p with resolution renders this technique impractical for ADC's of even modest resolution. For example, a 4-bit ADC with V fs 10 V will require V p 630 mV, which is beyond To extend the resolution of interferometer-based ADC's, Pace and Styer proposed using the symmetrical number system. 8 This technique extends the resolution by providing more than one bit per interferometer. It significantly reduces the number of MZ interferometers required for a given resolution; however, a small electrode length difference (or a small signal attenuation) is necessary for each interferometer. Furthermore, unlike with Taylor's design, a separate thermometer-code-to-binary-encoding circuitry in necessary, and electronic comparators require nonuniform and complex threshold settings.
It is possible to eliminate geometrical scaling of V p with the resolution described by Eq. (2) and to maintain the efficiency and simplicity of architecture shown in Fig. 1 by incorporation of analog encoding. To illustrate the concept, we describe the operation of a 4-bit folding-f lash ADC, shown in Fig. 2 . In this scheme the most signif icant bit (MSB) is generated by a MZ interferometer with V p V fs ͞2 and biased at point B on the transfer characteristics. The second bit is obtained by a MZ interferometer with the same active length (same V p ) but biased at point A. This ensures two zero crossings within the full-scale range, as shown by the output waveforms in Fig. 2(b) . The remaining bits are generated by encoding folded waveforms of appropriate phase generated by interferometers identical to those used in the first two bits.
The phase of the folded waveform can be controlled through the dc bias point of the interferometer. For example, when the interferometer is biased at point C 0 , its waveform is described by
and is 180 ± out of phase with that at bias point A. When the waveforms corresponding to bias points A [Eq. (1)] and C 0 are multiplied in the voltage domain, the resulting optical intensity has twice the folding frequency:
Multiplication in the optical domain can be performed by series connection of two interferometers, as shown in Fig. 2(b) . The resulting waveform, displayed in Fig. 2(c) , has the precise phase relation with respect to MSB and MSB 2 1 to represent the MSB 2 2 bit. The LSB has twice the folding frequency of the MSB 2 2 bit and is generated by multiplication of four phase-shift waveforms corresponding to bias points A, C 0 , B, and B 0 :
This has the correct folding frequency and phase to represent the LSB. Figure 2(c) shows the simulated waveforms of the proposed ADC obtained by the simulation program with integrated circuit emphasis (SPICE) circuit simulation tool. The MZ modulator was modeled in SPICE by analog behavioral modeling, and a dc sweep is performed over an input voltage range V fs 2V p . As expected, the output of the MZ interferometer is a 4-bit gray code representation of the analog signal. The MSB is potentially susceptible to noise for extreme values of the input voltage range ͑V a 6V p ͒, which one can easily eliminate by providing an arbitrary and small attenuation (by a resistor) of the input signal that drives the MSB modulator. Figure 3 shows experimental data derived from two United Technologies LiNbO 3 MZ modulators conf igured in series. The modulators have a V p of 5.3 V for l 1.55 mm. The MSB and MSB 2 1 bits represent the output of a single modulator biased at 22.65 V (point B) and 0 V (point A), respectively. The MSB 2 2 bit is generated by application of the fullscale analog signal simultaneously across two modulators biased at 0 V and 25.3 V. The amplitude of the MSB 2 2 bit is scaled to facilitate the comparison of the threshold crossings. The data represent a 3-bit graycode representation of the analog signal.
The proposed ADC eliminates the geometrical scaling of V p required in the Taylor scheme (Fig. 1) . For example, for the 4-bit ADC the conventional architecture of Fig. 1 would require a MZ interferometer with V p V fs ͞16, compared with V fs ͞2 for the new architecture. This eliminates the requirement for modulators with ultralow V p and is critical for the realization of practical ADC's. This improvement is obtained at the expense of using only one additional interferometer. Also, all interferometers in the ADC have the same electrode length, a property that is important for monolithic integration with integrated waveguide modulators. Unintentional differences in the V p of constituent devices (caused by processing-induced variations), for example, can be compensated for by the bias point setting of individual modulators and by appropriate scaling of V fs , when resistors are used in the signal path.
Compared with an electronic f lash converter, the optical ADC is highly efficient because it generates the gray-code digital data without a separate encoding process. The only electronic components required are a photodetector, a transimpedance amplifier, and latched comparators (decision circuits), all of which can operate at millimeter-wave frequencies.
Higher-resolution converters can be constructed in a similar manner. For example, the next LSB can be generated by multiplication of phase-shifted folded waveforms that correspond to bias points AC 0 B 0 BDD 0 EE 0 . In general, the number of interferometers in the ADC scales as 2 ͑N 22͒ 1 1, where N is the desired resolution. Another potential limitation of the proposed architecture is the scaling of the amplitude with higher-order bits. Amplif iers (optical or electronic) may be used to compensate for this. In general, direct extension of this architecture to converters with more than 6 bits may not be practical. For ADC's with moderate resolution, the optimum configuration will be a hybrid approach. For example, an ultrafast 8-bit ADC can be realized with a 4-bit optical folding -encoding processor to extend the resolution of a high-speed 4-bit electronic f lash converters. In general, performing the folding function optically results in improvement in the performance of foldingf lash circuits because their bandwidth is largely limited by that of the folding block.
In summary, we have demonstrated an optical folding-f lash A͞D converter that uses a MZ interferometer to perform folding and analog encoding. The proposed encoding scheme eliminates the required geometrical scaling of the modulator V p with A͞D resolution.
